Conference proceeding
High-performance low-power AND and Sense-Amp address decoders with selective precharging
2008 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1464-1467
05/2008
Handle:
https://hdl.handle.net/2376/109634
Abstract
This paper presents and evaluates two novel address decoding schemes that use selective precharging, the sense-amp and the AND decoders, in comparison to the conventional NOR decoder. Simulations for all three designs are performed using 65 nm CMOS technology and the delays of all three decoders are set to 120 ps for a common base comparison. The most selective AND decoder performs best and dissipates between 0.17% and 43.17% (29.29% on average) and the selective Sense-Amp decoder dissipates between 28.81% and 48.33% (39.96% on average) of the energy dissipated by the nonselective conventional decoder.
Metrics
5 Record Views
Details
- Title
- High-performance low-power AND and Sense-Amp address decoders with selective precharging
- Creators
- M.A Turi - Sch. of Electr. Eng. & Comput. Sci., Washington State Univ., Pullman, WAJ.G Delgado-Frias - Sch. of Electr. Eng. & Comput. Sci., Washington State Univ., Pullman, WA
- Publication Details
- 2008 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1464-1467
- Academic Unit
- Electrical Engineering and Computer Science, School of
- Publisher
- IEEE
- Identifiers
- 99900547180001842
- Language
- English
- Resource Type
- Conference proceeding