Conference proceeding
Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs
Proceedings of the 14th ACM Great Lakes symposium on vlsi, pp.192-195
GLSVLSI '04
04/26/2004
Handle:
https://hdl.handle.net/2376/111498
Abstract
Multi-Processor (MP-SoC) platforms are emerging as the latest trend in SoC design. Monolithic bus-based interconnect architectures will not be able to support the clock cycle requirements of these high performance SoCs. Systems having multiple smaller buses, integrated through repeaters or bridges, are possible alternatives. But these kinds of solutions are ad-hoc in nature. By adopting a more structured network-based design paradigm, specific clock cycle requirements can easily be met. The precise focus of this paper is to show how the butterfly fat tree (BFT) can meet this objective when used as the overall MP-SoC interconnect architecture, thereby offering an attractive alternative for SoC interconnect that does not suffer from the non-scalability aspect of the buses in regards to the clock cycle.
Metrics
23 Record Views
Details
- Title
- Structured interconnect architecture
- Creators
- Cristian GrecuPartha PandeAndré IvanovRes Saleh
- Publication Details
- Proceedings of the 14th ACM Great Lakes symposium on vlsi, pp.192-195
- Academic Unit
- Electrical Engineering and Computer Science, School of
- Series
- GLSVLSI '04
- Publisher
- ACM
- Identifiers
- 99900547429401842
- Language
- English
- Resource Type
- Conference proceeding