Thesis
Multiple clock domain synchronization for network on chips
Washington State University
Master of Science (MS), Washington State University
2007
Handle:
https://hdl.handle.net/2376/100454
Abstract
This thesis provides a new framework for the design of very high performance yet low power System on Chips (SoCs). Network on chip (NoC) is emerging as a revolutionary methodology to integrate numerous Intellectual Property (IP) blocks in a single Systemon-Chip (SoC) and solving the performance limitations arising out of long interconnects. Continued advancement of NoC designs is heavily dependent on the ability to effectively communicate among the constituent Intellectual Property (IP) blocks/Embedded cores, as well as manage/reduce energy dissipation. This work first presents a low-latency, lowenergy synchronization mechanism for Network on Chip architectures, which enables the network to span a system-on-chip (SoC) with multiple independent clock domains. The proposed interface scheme has been compared to another existing scheme and shown to outperform it in terms of latency and energy dissipation. The synchronizers were introduced in the communication fabric for seamless integration of the different Intellectual Property (IP) blocks. As communication happens across clock domains, the clock distribution scheme over the entire network was redesigned for greater savings in power. It is shown that communication energy can be optimized by selecting an appropriate number of different clock regions and their relative placement. It is demonstrated that in a mesh-based NoC the communication energy initially decreases with increasing number of clock domains, but beyond a certain threshold it shows an increasing trend due to synchronization overhead.
Metrics
6 File views/ downloads
8 Record Views
Details
- Title
- Multiple clock domain synchronization for network on chips
- Creators
- Souradip Sarkar
- Contributors
- Partha Pratim Pande (Degree Supervisor)
- Awarding Institution
- Washington State University
- Academic Unit
- Electrical Engineering and Computer Science, School of
- Theses and Dissertations
- Master of Science (MS), Washington State University
- Publisher
- Washington State University; Pullman, Wash. :
- Identifiers
- 99900525188501842
- Language
- English
- Resource Type
- Thesis