Sign in
Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems
Journal article   Peer reviewed

Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems

D.R Blum and J.G Delgado-Frias
IEEE transactions on nuclear science, Vol.53(3), pp.1564-1573
06/2006
Handle:
https://hdl.handle.net/2376/110147

Abstract

Radiation hardening Space vector pulse width modulation Single event upset Single-event upsets Circuits Redundancy Single event transient Computer science Fault tolerance Logic soft errors radiation effects single-event transients hardened by design Clocks

Metrics

9 Record Views

Details